Abstract -A 6K-gate GaAs gate array has been successfully designed and fabricated using a new huge-noise-margin Schottky-diode Level-shifter 
ps/fF.
A MM seriaf-to-pataflel-to-seriaf (S/P/S) data-conversion circuit was constructed on the gate array as an application example. A maximum However, they consume a relatively large amount of power, 2-5 mW/gate, which makes it impossible to realize large-scale (5-1OK gate) integration in a chip due to the total power consumption and the resulting cooling requirements. In contrast, normally-off logic circuits have low-power and high-speed characteristics, and have been thought to be the most promising for LSI'S. The noise margin for DCFL or SBFL is, however, too small for reliable operation of GaAs LSI. This is due to the threshold-voltage scattering in a chip, as well as its deviation in a wafer, which relates to material and process limitations.
In response to these circumstances, the authors developed a new circuit, SLCF, which stands for Schottky-diode Level-shifter Capacitor-coupled FET logic [7] . The SLCF circuit has large noise margins and high speed with moderate power dissipation, and has a potential for obtaining higher performance and higher integration with reliable operation than any other circuitry.
This paper describew the basic properties of the SLCF circuit, its application to the design of a 6K gate-array master chip, the fabrication process, and the performance of a basic gate. Application to a 16-bit serial-to-parallelto-serial data-conversion circuit and its high-speed operation will also be described.
II. SLCF CIRCUIT
The circuit diagram for an inverter, realized by SLCF circuitry, is shown in Fig. 1 . It has a switching stage consisting of a load FET and a driver FET, in front of which a level-shift stage, consisting of a Schottky diode and a pull-down FET, is connected. All FET's are normally-on type, and the typical supply voltages are +1.5 V for V~~and -1.0 V for~,. The main feature of this circuit is created by the Schottky diode in the level-shift stage, which acts not only as a level-shift diode in a dc mode, but also as a feedforward capacitor to accelerate the signal propagation in an ac mode.
In a dc mode, the input signal is level shifted by 0.7 V in the level-shift stage. This avoids the clamping effect in the gate electrode at the next stage, and the potential of the output node at the logic stage varies between O V and V~~, resulting in a large logic swing, which is twice as large as that for DCFL, and thus a large noise margin. Fig. 2 shows the simulated result for the noise-margin dependence of the SLCF on the threshold-voltages for load and driver FET's, obtained by using a SPICE simulator. The noise-margin map for DCFL circuitry is also shown in the figure for comparison. The gate widths of 10 pm for both the load and driver FET's in SLCF, and 10 and 20 pm for the load and driver FET's, respectively, in DCFL were considered. The gate length for all FET's was assumed to be 1.5~m. As is clearly seen in the figure, SLCF has a larger noise margin than DCFL. A 0.2-V noise margin can be provided for a much larger threshold-voltage area than DCFL, and even a 0.4-V noise margin area exists for SLCF, which cannot be obtained in a DCFL circuit. 
where CD is the capacitance of the Schottky diode, C, is the gate-to-source capacitance of the driver FET, and Vi. is the input signal potential at the IN terminal as shown in Fig. 3 . When CD is large enough to neglect C~(C~>> C,), Vi~becomes nearly equal to Vti, meaning that the quick signal transmission is obtained. Schottky diode is 6 x 16 pm2, which is about ten times as large as the gate junction area of the driver FET. In addition, the diode capacitance per unit area is designed to be three times as large as the driver FET gate-to-source capacitance.
Therefore, the ratio of diode capacitance CD Source to driver FET gate-to-source capacitance C, is set at 30, which is large enotigh to obtain a feedforward effect. The power supply lines in the cell are made of first intercon- IV.
FABRICATION PROCESS
A. LDD Structure FET
The gate array was fabricated by using a refractory tungsten nitride (WNX) gate self-aligned MESFET process [8] . In order to realize a high-performance FET, shrinking the gate length is essential to obtain large transconductance and small gate capacitance. In the conventional self-aligned structure FET, however, so-called "shortchannel effects" appeared at around 1.5-pm gate length, making further shrinking of the gate length impossible.
The short-channel effects were analyzed by using a twodimensional device simulator, and it was determined that the short-channel effects are mainly caused by the, potential lowering in the semi-insulating GaAs substrate beneath the FET channel layer, and are strongly affected by the depth and the spacing of the source/drain n+ layers. In order to avoid the potential lowering for suppressing the short-channel effects, a lightly doped drain (LDD) structure was introduced. sidewalls. The moderately doped n layers, whose junction depth was as shallow as 0.12 pm, were placed between the channel n-layer and deep n+ layers in order to reduce the series resistance. than 100 mV even at 0.8-pm gate length. Thus itcan be concluded that the short-channel effect is remarkably suppressed by using the LDD structure. Consequently, the l.O-pm gate-length FET was introduced for the gate-array fabrication.
B. Process Conditions
The fabrication process conditions for the gate array were as follows. Channel n -layers were formed by 28Si + selective implantation into undoped semi-insulating 3-indiameter LEC GaAs wafers. The acceleration energy was 50 keV, and the dosages wqe 2.2x 1012 and 2.8x 1012 cm -2 for driver and load/pull-down FET's, respectively. The active layer of the Schottky diode was formed by double implantation under these conditions to obtain large junction capacitance. Post-implantation annealing was performed at 850"C for 15 tin in an Ar+AsH3 mixed atmosphere without any encapsulating film. The WNX film was deposited by reactive RF magnetron sputtering in Ar + N2 mixed gas. Source/drain n and n' layers were formed by 28Si + implantation at 80 keV with a dose of 7 X 10IZ cm-2 for then layer and at 180 kev with a dose of 3 x 1013 cm -2 for the n+ layer. Post n+ implantation anneal was performed at 800"C for 30 min with the PSG film as an encapsulant. The ohmic metal was AuGe/Au. The chip photomicrograph with the test circuits is shown in Fig. 8 .
Threshold voltages for the load and driver FET's were -0.7 and -0.45 V, respectively.
The K value for the driver FET was measured to be 1.3 mA/V2 (Wg = 10 pm), and the typical transconductance value for the driver FET was 220 mS/mm.
The noise margin for a simple SLCF inverter was measured to be 0.3 V, which is large enough to ease constraints as to threshold-voltage deviation. The results obtained for propagation delay time dependence on loads are as follows. The unloaded (fan-in= fanout =1) delay time was 76 ps/gate and the delay time increased at a rate of 10 ps/fan-in, 45 ps/fan-out, and The gate-array performance is summarized in 16-bit serial-to-parallel data-conversion circuit, and a 16-bit S/P/S data-conversion circuit at the same time. Fig. 10 shows a photomicrograph of the fabricated gate-array chip, on which two 16-bit S/P/S circuits, one 32-bit S/P/S circuit, and a test element group (TEG) were constructed. Input waveform for input clock and output waveforms for counter circuit (1/16 clock output), input serial shift register (shiftregister output), and S/P/S converted data (data output). The input pattern is 10100101. The clock frequency is 754 MHz and to@J power dissipation is 875 mW.
VI.
APPLICATION
In order to demonstrate the high-speed performance of the gate array, a 16-bit serial-to-parallel-to-serial (S/P/S) data-conversion circuit was designed and fabricated on the gate array as an application example. Fig. 9 shows the logic diagram consisting of a 16-bit serial input register, a 16-bit parallel latch, a 16-bit serial output register with multiplexer, a counter circuit, and a clock driver. This circuit is constructed from 38 edge-triggered flip-flops, 16 ps/gate, which approximately agreed with the simulated result by using the measurement data obtained from the ring oscillators as mentioned previously.
VII.
CONCLUSION A 6K-gate GaAs gate array was developed by using the newly developed SLCF circuitry, which ensures reliable operation in LSI level integration because of its large noise margin, while using the feedforward coupling effect to provide high speed and low power dissipation. A basic cell can be programmed as an SLCF inverter, a two-input NOR, or a two-input NAND gate. A l.O-pm WNX-gate self-aligned LDD structure MESFET process was adopted to fabricate this gate array, in order to obtain a high-performance FET by shrinking the gate length while suppressing the short-IEEE JOURNAL OF SOLID-STATE CIRCUITS> VOL. SC-22, NO. 5, OCTOBER 1987 channel effects. [1]
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